Performance Optimization of BiCMOS Circuits under Reduced Supply Voltage
نویسندگان
چکیده
منابع مشابه
Novel Low-Voltage Low-Power Full-Swing BiCMOS Circuits
AbstructA novel BiCMOS full-swing circuit technique with superior performance over CMOS down to 1.5 V is proposed. A conventional noncomplementary BiCMOS process is used. The proposed pull-up configuration is based on a capacitively coupled feedback circuit. Several pull-down options were examined and compared, and the results are reported. Several cells were implemented using the novel circuit...
متن کاملdegradation of oil impregnated paper insulation under influence of repetitive fast high voltage impulses
در طی سالهای اخیراستفاده ازمنابع انرژی تجدید پذیر در شبکه های مدرن بنا به دلایل زیست محیطی و اقتصادی به طور گسترده استفاده شده است همچون نیروگاههای بادی و خورشیدی .ولتاژتولیدی این نیروگاهها اغلب به فرم dc می باشد وادوات الکترونیک قدرت به عنوان مبدل و پل بین شکل موج dc وac استفاده می شوند.این پروسه باعث ایجاد پالسهایی برروی شکل موج خروجی می شود که می تواند وارد تجهیزات قدرت همچون ترانسفورماتور ی...
15 صفحه اولLow Voltage Bicmos Tspc Latch for High Performance Digital Systems
New true single-phase clock (TSPC) BiCMOS circuits are described. The TSPC latches are intended for use in highperformance deeply pipelined digital electronic systems. The circuits described are based on quasi-complementary BiCMOS circuit using single-phase clock. They are verified to have fullswing operation with supply voltages as low as 1.5V. The speed and power performance of the new latch ...
متن کاملHigh Speed Full Swing Current Mode BiCMOS Logical Operators
In this paper the design of a new high-speed current mode BiCMOS logic circuits isproposed. By altering the threshold detector circuit of the conventional current mode logic circuitsand applying the multiple value logic (MVL) approach the number of transistors in basic logicoperators are significantly reduced and hence a reduction of chip area and power dissipation as wellas an increase in spee...
متن کاملJoint Supply, Threshold Voltage and Sizing Optimization for Design of Robust Digital Circuits
In this paper, we describe a method for joint supply, threshold voltage and sizing optimization, in presence of uncertain transistor parameters, to obtain robust energy-delay optimal designs. We extend our previous work on robust transistor sizing, which accounted for the added delay caused by transistor variations by adding margins on each gate delay proportional to the estimated delay variabi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEJ Transactions on Electronics, Information and Systems
سال: 1996
ISSN: 0385-4221,1348-8155
DOI: 10.1541/ieejeiss1987.116.12_1356